IR-drop Reduction Through Combinational Circuit Partitioning
نویسندگان
چکیده
IR-drop problem is becoming more and more important. Previous works dealing with power/ground (P/G) network peak current reduction to reduce the IR-drop problem only focus on synchronous sequential logic circuits which consider the combinational parts as unchangeable [4],[5]. However, some large combinational circuits which work alone in one clock cycle can create large current peaks and induce considerable IR-drops in the P/G network. In this paper, we propose a novel combinational circuit IR-drop reduction methodology using Switching Current Redistribution (SCR) method. A novel combinational circuit partitioning method is proposed to rearrange the switching current in different sub-blocks in order to reduce the current peak in the P/G network, while circuit function and performance are maintained. Experimental results show that, our method can achieve about 20% average reduction to the peak currents of the ISCAS85 benchmark circuits.
منابع مشابه
Analysis of Clustering Techniques in VLSI Cell Partitioning
Circuit partitioning plays a dominant role in VLSI physical design of chips. In this paper the newly proposed rank based k-medoid clustering algorithm is discussed, in order to partition the combinational circuit based on their interconnection distance among cell groups. Clustering analysis of the given circuit ,partition the set of objects into non overlapping subsets. The proposed ranked k-me...
متن کاملAn Interconnectivity based Efficient Partitioning Algorithm of Combinational CMOS Circuits
In this new technology era, circuit partitioning is a fundamental problem in very large-scale integration (VLSI) physical design automation. In this brief, we present a new interconnection oriented clustering algorithm for combinational VLSI circuit partitioning. The proposed clustering method focuses on capturing clusters in a circuit, i. e. , the groups of cells that are highly interconnected...
متن کاملThermal-aware DC IR-drop co-analysis using non-conformal domain decomposition methods
Almost all practical engineering applications are multi-physics in nature, and various physical phenomena usually interact and couple with each other. For instance, the resistivity of most conducting metals increases linearly with increases in the surrounding temperature resulting from Joule heating by electrical currents flowing through conductors. Therefore, in order to accurately characteriz...
متن کاملA Graph Partitioning Heuristic for the Parallel Pseudo-exhaustive Logical Test of Vlsi Combinational Circuits
The logical test of integrated VLSI circuits is one of the main phases of their design and fabrication. The pseudo-exhaustive approach for the logical test of integrated circuits consists in partitioning the original circuit to be tested into non-overlapping subcircuits with a small, bounded number of subcircuits, which are then exhaustively tested in parallel. In this work we present an approx...
متن کاملCircuit Partitioning for SAT-based Combinational Circuit Verification A Case Study
Hardware verification is nowadays one of the most time-consuming tasks during chip design. In the last few years SAT-based methods have become a core technology in hardware design, especially for the verification of combinational parts of the circuits. Verifying the equivalence of some specification and a corresponding implementation is typically done by building a so-called miter. In practice ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006